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Foreword
The progress in the semiconductor industry has brought us advanced electronic
systems available for large groups of people. By putting more and more func-
tionality on an integrated circuit (IC) these systems could become cheap in
mass production. This is the reason why scientists and engineers put constant
effort in integrating more functions into ICs.
Many of these electronic systems need internal signals with a tunable, sta-
ble and accurate frequency. An example of this is a radio-frequency receiver,
where a signal with a stable frequency is used to tune to a radio-station of inter-
est. In the past this frequency was generated with the help of bulky passive me-
chanically tunable components. But if one wishes to integrate such a receiver
on a chip, other components are needed to generate the tunable frequency. In
this case, one needs to integrate a so-called frequency synthesizer, which relies
on a clean fixed reference frequency, usually derived from a crystal, to create a
variety of other frequencies.
A frequency synthesizer is usually realized with a phase-locked loop (PLL)
which in turn can be implemented with on-chip components like transistors,
resistors and capacitors. Such a synthesizer is far more complex than the old-
days mechanically tuned resonators and can contain thousands of components.
But still they are cheaper, more reliable, and easier in use: everybody wants a
“digitally tunable” radio.
The application of synthesizers has gone through an enormous growth in
the past years. Today they are widely used in wireless telecommunication sys-
tems like mobile phones but also in optical communication systems and cable
modems. PLL circuits are also widely used as clock generators for micropro-
cessors. PLL frequency synthesizers, and in particular radio-frequency (RF)
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synthesizers, are therefore important components of modern electronic sys-
tems.
A PLL frequency synthesizer may be cheap in mass production, but it is
certainly not a simple circuit to design. Phase-locked loops are non-linear sys-
tems with very complex behaviour. Furthermore, PLLs are hard to simulate
because time-constants are involved which may differ by many orders of mag-
nitude. The output of a synthesizer has inaccuracies which are characterised
as jitter and phase noise. These effects are very difficult to understand and to
simulate. Finally, PLL design requires deep insight in system level design as
well as transistor level design. So it is no surprise that there is a large need for
design know-how on frequency synthesizers.
This book deals with the design of RF frequency synthesizers. It contains
basic information for the beginner as well as in-depth knowledge for the experi-
enced designer. Since frequency synthesizers are used in many different appli-
cations, different performance aspects are important in every case. Sometimes
settling-time is important, sometimes residual phase deviation is important and
sometimes residual frequency deviation is important. In all cases the design
must be optimized in a completely different way. This book describes a con-
ceptual framework for the different optimisations. It is, furthermore, widely
illustrated with practical design examples used in industrial products.
The book was originally the Ph.D. thesis of Cicero Vaucher, who wrote it
after 10 years of experience in RF frequency synthesizers at Philips Research
Laboratories. I really enjoyed working with Cicero during the preparation of
his thesis and now I feel very happy that it has been published as a book. Ci-
cero has a natural talent in clear writing and therefore I believe this book is
really worth reading for a broad group of scientists and engineers.
BRAM NAUTA
Professor IC Design
University of  Twente, The Netherlands
Preface
Frequency synthesizers are an essential building block of RF communication
products. Digital tuning has become commonplace in traditional market seg-
ments, such as TVs and AM/FM radios, and is fundamental to the operation
of personal cellular communication systems, in which the RF channels are
dynamically allocated as the users move within the network, and the mobile
hand-sets have to automatically and transparently re-tune to different RF car-
rier frequencies.
The design of high-performance frequency synthesizers involves familiarity
with system optimization techniques and knowledge of state-of-the-art system
and building block architectures. Common technical requirements which need
to be considered during the design phase include high spectral purity, fast set-
tling time and low power dissipation. These are the main aspects treated in this
book.
The main body of the text presents a theoretical analysis of different PLL
properties, followed by descriptions of innovative architectures, circuit imple-
mentations and measurement results. The analysis of the PLL properties is per-
formed with the use of the open-loop bandwidth and phase margin concepts,
to enable the influence of higher-order poles to be taken into account from the
beginning of the design process. The common concepts of undamped natu-
ral frequency and damping factor, originated in the analysis of second-order
systems, are therefore not used in the text.
Chapters 1, 2 and 3 are of a tutorial nature. Chapters 1 and 2 review ba-
sic communication techniques and the main specification points of frequency
synthesizers for tuning system applications. Chapter 3 focuses on single-loop
architectures, with a discussion of the properties of PLL building blocks on the
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system level and a review of single-loop architectures in which the minimum
step size is not equal to the reference frequency.
When organising this book I had the option to place the system-level anal-
ysis of different performance aspects in different chapters, that is, separated
from more practical considerations such as the description of the application
requirements and the implementation of the building blocks. Instead, I have
chosen to “frame” the theoretical analysis within a few chapters which also
describe the requirements of the intended applications. In this way, I hope that
the reader will have a better understanding of the background and of the need
for the theoretical system analysis being presented. Chapter 4, for example, fo-
cuses on tuning systems for phase-modulation communication systems, having
as a practical application an L-band tuner for digital satellite reception. Here,
a crucial specification point is the residual phase deviation of the oscillator
signal; as such, Chapter 4 includes an in-depth analysis of the residual phase
deviation of PLL frequency synthesizers.
Chapter 5 is the result of a frequency-modulation receiver project for car-
radio applications, where the challenge was the combination of fast settling
time with low residual frequency deviation. An analysis of the settling time
performance as a function of the open-loop bandwidth and phase margin is
presented, followed by an analysis of the residual frequency deviation perfor-
mance. This analysis led to the perception that the design procedure which op-
timises the residual phase deviation performance, described in Chapter 4, must
be avoided in frequency-modulation applications, as it always results in a sub-
optimal residual frequency deviation performance. In other words, it is nec-
essary to consider, during the optimization of the PLL frequency synthesizer
parameters, whether it will be used in a phase-modulation or in a frequency-
modulation communication system.
Chapter 6 focuses on programmable frequency dividers, having as practical
application a low-power paging receiver. Among others, a truly-modular and
an adaptive-power architecture for low-power multi-band applications are pre-
sented. Chapter 7 presents a summary of conclusions. Appendix A looks at the
stability limits of PLLs using a PFD/CP combination, and Appendix B links
the design of clock-conversion PLLs for optical networks to the wide-band
loop design techniques developed in Chapter 4.
The circuit design of VCOs and crystal oscillators is not treated in this work.
However, extensive reference lists to literature on VCO design have been in-
cluded at the end of Chapters 1 and 3.
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